Popular repositories Loading

1. uvm-python uvm-python Public

   Forked from tpoikela/uvm-python

   UVM 1.2 port to Python

   Python

2. systemrdl-compiler systemrdl-compiler Public

   Forked from SystemRDL/systemrdl-compiler

   SystemRDL 2.0 language compiler front-end

   C++

3. simple_reg_model simple_reg_model Public

   Forked from Juniper/simple_reg_model

   System verilog register model for uvm testbenches.

   Perl

4. systemc-compiler systemc-compiler Public

   Forked from intel/systemc-compiler

   This tool translates synthesizable SystemC code to synthesizable SystemVerilog.

   C++

5. axi-uvm axi-uvm Public

   Forked from marcoz001/axi-uvm

   yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/

   SystemVerilog

6. apb_vip apb_vip Public

   Forked from asveske/apb_vip

   APB VIP (UVM)

   SystemVerilog