Skip to content
View MasterPlayer's full-sized avatar

Block or report MasterPlayer

Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. adxl345-sv adxl345-sv Public

    FPGA implemented component for realize register file in FPGA resources with request and sends data to ADXL345 device

    C 3

  2. xilinx-sdk xilinx-sdk Public

    projects, sources, files for working in xilinx sdk.

    C

  3. rmii-ethernet-mac rmii-ethernet-mac Public

    RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and without MDIO interface support

    VHDL 14 2

  4. lcd-st7789-sv lcd-st7789-sv Public

    simple demo hardware code for implement access to ST7789 LCD display from FPGA

    VHDL 9 1

  5. axis_i2s_interface axis_i2s_interface Public

    i2s audio receiver

    SystemVerilog

  6. axis_iic_bridge axis_iic_bridge Public

    FPGA implementation I2C bridge with support AXI-Stream protocol

    SystemVerilog 5